rggen-systemverilog
SystemVerilog RTL and UVM RAL model generators for RgGen.
View on Github
Activity
- Latest release
- 8mo ago
- Total releases
- 37
- Cadence
- ~41 days
- Last 12 months
- 1
Reach
- Stars
- —
Details
- License
- MIT
- First release
- Jul 26, 2019
Releases
| Version | Released | |
|---|---|---|
0.36.0
minor
| ||
0.35.1
patch
| ||
0.35.0
minor
| ||
0.34.0
minor
| ||
0.33.1
patch
| ||
0.33.0
minor
| ||
0.32.0
minor
| ||
0.31.0
minor
| ||
0.30.2
patch
| ||
0.30.1
patch
| ||
0.30.0
minor
| ||
0.29.0
minor
| ||
0.28.0
minor
| ||
0.27.1
patch
| ||
0.27.0
minor
| ||
0.26.1
patch
| ||
0.26.0
minor
| ||
0.25.1
patch
| ||
0.25.0
minor
| ||
0.24.0
minor
| ||
0.23.1
patch
| ||
0.23.0
minor
| ||
0.22.0
minor
| ||
0.21.1
patch
| ||
0.21.0
minor
| ||
0.20.0
minor
| ||
0.19.0
minor
| ||
0.18.0
minor
| ||
0.17.0
minor
| ||
0.16.0
minor
| ||
0.15.0
minor
| ||
0.14.0
minor
| ||
0.13.0
minor
| ||
0.11.1
patch
| ||
0.11.0
minor
| ||
0.10.0
minor
| ||
0.9.0
initial
|